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ABSTRACT
Deep neural networks (DNNs) have been demonstrated as effective
prognostic models across various domains, e.g. natural language
processing, computer vision, and genomics. However, modern-day
DNNs demand high compute andmemory storage for executing any
reasonably complex task. To optimize the inference time and allevi-
ate the power consumption of these networks, DNN accelerators
with low-precision representations of data and DNN parameters
are being actively studied. An interesting research question is in
how low-precision networks can be ported to edge-devices with
similar performance as high-precision networks. In this work, we
employ the fixed-point, floating point, and posit numerical for-
mats at ≤8-bit precision within a DNN accelerator, Deep Positron,
with exact multiply-and-accumulate (EMAC) units for inference.
A unified analysis quantifies the trade-offs between overall net-
work efficiency and performance across five classification tasks.
Our results indicate that posits are a natural fit for DNN inference,
outperforming at ≤8-bit precision, and can be realized with com-
petitive resource requirements relative to those of floating point.
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Figure 1: (a) 8-bit posit (es = 0) value distribution; (b) Normal-
ized ConvNet parameter distribution overlaid with quanti-
zation error (squared error). Both exhibit high density in the
[-0.5,+0.5] range.
1 INTRODUCTION
The deep neural network (DNN) is a popular learning paradigm
that can generalize to tasks from disparate domains while achieving
state-of-the-art performance. However, these networks are compu-
tationally heavyweight with regard to both compute and memory
resources. For example, an outrageously large neural network with
32-bit floating point, such as an LSTM with a mixture of experts
[29], approximately requires 137 billion parameters. To manage
the training and batch inference of these networks, hardware ac-
celerators are employed, such as Google’s Tensor, Processing Unit
to decrease latency and increase throughput, embedded and/or
reconfigurable devices to mitigate power bottlenecks, or targeted
ASICs to optimize the overall performance. A predominant factor
contributing to the computational cost is the large footprint of prim-
itives, known as multiply-and-accumulate (MAC) operations, which
perform weighted summations of the neuronal inputs. Techniques
such as sparsity and low-precision representation [5, 7, 13, 32] have
been extensively studied to reduce the cost associated with MACs.
For example, substituting 8-bit fixed-point for 32-bit fixed-point
when performing inference on CIFAR-10 with AlexNet reduces the
energy consumption 6× [14]. These techniques become a necessity
when deploying DNNs on end-devices, such as AI on the edge or
IoT devices.
Of the methods used to mitigate these constraints, low-precision
techniques have shown the most promise. For example, linear and
nonlinear quantization have been able to match 32-bit floating
point performance with 8-bit fixed-point and 8-bit floating point
accelerators [5, 19, 26]. However, quantizing to an ultra-low bit
precision, i.e. ≤8-bits, can necessitate an increase in computational
complexity. For example, a DNN has to be retrained or the number
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of hyperparameters significantly increased [24] to maintain perfor-
mance. A more lightweight solution is to perform DNN training and
inference at a low-precision numerical format (fixed-point, floating
point, or posit [11]) instead of quantizing a trained network (e.g.
with 32-bit floating point). Previous studies have compared DNN
inference with low-precision (e.g. 8-bit) to high-precision floating
point (e.g. 32-bit) [14]. However, these works compare numerical
formats with disparate bit-widths and thereby do not fairly provide
a comprehensive, holistic study of the network efficiency.
The recently proposed posit numerical format offers wider dy-
namic range, better accuracy, and improved closure over IEEE-754
floating point [10]. Fig. 1 shows intuitively that a natural posit distri-
bution (e.g. 8-bit posit, es = 0) may be an optimal fit for representing
DNN parameters (e.g. of ConvNet). In this work, we investigate
the effectiveness of ultra-low precision posits for DNN inference.
The designs of several multiply-and-accumulate units for the posit,
fixed-point, and floating point formats at low-precision are ana-
lyzed for resource utilization, latency, power consumption, and
energy-delay-product. We carry out various classification tasks and
compare the trade-offs between accuracy degradation and hardware
efficacy. Our results indicate that posits outperform at ultra-low
precision and can be realized at a similar cost to floating point in
DNN accelerators.
2 RELATEDWORK
Since the late 1980s, low-precision fixed-point and floating point
computation have been studied [12, 15]. In recent years, research
attention has increased towards deep learning applications. Mul-
tiple groups have demonstrated that 16-bit fixed-point DNNs can
perform inference with trivial degradation in performance [1, 8].
However, most of these works study DNN inference at varying
bit-precision. There is a need for a more fair comparison between
different number formats of corresponding bit-width paired with
FPGA soft cores. For instance, Hashemi et al. analyze 32-bit fixed-
point and 32-bit floating point DNN inference on three DNN archi-
tectures (LeNet, ConvNet, and AlexNet) and show that fixed-point
reduces the energy consumption by ∼12% while suffering a mere
0–1% accuracy drop [14]. Recently, Chung et al. proposed a DNN
accelerator (Brainwave) that increases inference throughput within
a Stratix-10 FPGA by 3× by substituting 8-bitms-fp8, a novel spatial
floating point format, in place of 8-bit fixed-point [5].
Several groups have previously studied the usage of the posit
format in DNNs. Langroudi et al. study the efficacy of posit rep-
resentations of DNN parameters and activations [21]. The work
demonstrates that DNN inference using 7-bit posits endures <1%
accuracy degradation on ImageNet classification using AlexNet and
that posits have a 30% less ravenous memory footprint than fixed-
point for multiple DNNs while maintaining a <1% drop in accuracy.
Cococcioni et al. review the effectiveness of posits for autonomous
driving functions [6]. A discussion of a posit processing unit as an
alternative to a floating point processing unit develops into an argu-
ment for posits as they exhibit a better trade-off between accuracy
and implementation complexity. Most recently, J. Johnson proposed
a log float format which couples posits with a logarithmic EMAC
operation referred to as exact log-linear multiply-add (ELMA) [18].
Use of the novel format within ResNet-50 achieves <1% accuracy
deterioration for ImageNet classification, and the ELMA shows
much lower power consumption than the IEEE-754 floating point.
In this work, we demonstrate that posit arithmetic at ultra-low
bit-width is an innate fit for DNN inference. The EMAC-equipped,
parameterized Deep Positron architecture is mounted on an FPGA
soft processor and compares assiduously the fixed-point, floating
point, and posit formats at same bit-width.
3 BACKGROUND
3.1 Deep Neural Networks
The DNN is a connectionist, predictive model used commonly for
classification and regression. These networks learn a nonlinear
input-to-output mapping in either a supervised, unsupervised, or
semi-supervised manner. Before being able to perform inference,
a DNN is trained to minimize a cost function and update parame-
ters, called weights and biases, using backpropagation. Customarily,
either 16-bit or 32-bit floating point arithmetic is used for DNN
inference. However, 32-bit IEEE-754 floating point representation
maintains a massive dynamic range of over 80 decades, which is
beyond the range required for DNNs. Thus, this design of numerical
distribution yields low information-per-bit based on Shannon max-
imum entropy [28]. 16-bit floating point, often present in NVIDIA
accelerators, unveils the format’s limitations: nontrivial exception
cases, underflow and overflow to ±infinity or zero, and redundant
NaN and zero representations. Posit arithmetic offers an elegant
solution to these limitations at generic bit-width.
3.2 Posit Numerical Format
The posit numerical format, a Type III unum, was proposed to im-
prove upon the deficiencies of the IEEE-754 floating point format
and to address complaints about Type I and II unums [10, 31]. The
posit format offers better dynamic range, accuracy, and program
reproducibility than IEEE floating point. A posit number comprises
n bits and es exponent bits, which controls the dynamic range. The
primary divergence posit takes from floating point is the introduc-
tion of a signed, run-length encoded regime bit-field. The longer
this field is, a posit number has lower precision but larger magni-
tude, and vice versa for shorter run-lengths. Two posit bit-strings
are reserved: 00...0 for zero and 10...0 for “Not a Real,” which can
denote infinity, division by zero, etc.. The following shows the in-
terpretation of a binary posit bit-string.
Sign︷︸︸︷
s
Regime︷     ︸︸     ︷
r r ... r r¯
Exponent, if any︷            ︸︸            ︷
e1 e2 e3 ... ees
Mantissa, if any︷      ︸︸      ︷
f1 f2 f3 ...︸                                                     ︷︷                                                     ︸
n Bits
The numerical value a posit represents is then given by (1)
(−1)s ×
(
22
es
)k × 2e × 1. f (1)
where k is the regime, e is the unsigned exponent (es > 0), and f is
the value of the fraction bits. If a posit number is negative, the 2’s
complement is taken before decoding. We recommend reviewing
[10] for a more thorough introduction and intuition to the posit
format.
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4 METHODOLOGY
We build off of [2], using the proposed Deep Positron architecture.
The framework is parameterized by bit-width, numerical type, and
DNN hyperparameters, so networks of arbitrary width and depth
can be constructed for the fixed-point, floating point, and posit for-
mats. The following sections further describe the EMAC operation
and detail the EMAC algorithms for each numerical format.
4.1 Exact Multiply-and-Accumulate (EMAC)
Themultiply-and-accumulate (MAC) operation is ubiquitous within
DNNs – each neuron computes a weighted sum of its inputs. In
most implementations, this operation is usually inexact, meaning
rounding or truncation results in accumulation of error. The EMAC
mitigates this issue by implementing a variant of the Kulisch accu-
mulator [20] and delaying error until every product of each layer
has been accumulated. This minimization of local error becomes
substantial at low-precision. In each EMAC module, a wide register
accumulates fixed-point values and rounds in a deferred stage. For
k multiplications, the accumulator width is computed using (2)
wa = ⌈log2(k)⌉ + 2 ×
⌈
log2
(max
min
)⌉
+ 2 (2)
wheremax andmin are the maximum and minimum value mag-
nitudes for a given numerical system, respectively. Each EMAC
is pipelined into three stages: multiplication, accumulation, and
rounding. A fourth stage, implementing the trivial activation func-
tion, ReLU(x) = max(x , 0), is present for hidden layer neurons.
For further introduction to EMACs and the exact dot product, we
recommend reviewing [2, 20].
D Q D Q
〈〈 Q
Pad
Pad
Clip
2n2n
n
 n
 n wa
w
a
w
a
[ :Q]w
a n
Bias
Weight
Activation
Output
Figure 2: A parameterized (n total bits, Q fractional bits)
FPGA soft core design of the fixed-point exactmultiply-and-
accumulate operation [2].
4.2 Fixed-Point EMAC
We parameterize the fixed-point EMAC as n, the bit-width, and Q ,
the number of fractional bits, where n > Q . Fig. 2 shows the block
diagram design of the EMAC with signal bit-widths indicated. The
functionality of the unit is described by Algorithm 1. The general
characteristics of a fixed-point number are given by the following.
max = 2−Q × (2n−1 − 1)
min = 2−Q
Algorithm 1 Fixed-point EMAC operation.
1: procedure FixedEMAC(weight, activation)
Multiplication
2: prod← weight× activation
Accumulate
3: sum← prod+ sum
Rounding and Clipping
4: if (∼sum[MSB])&|sum[MSB−1 :n +Q] then
5: sum← 2n−1 − 1 ▷ Set to max pos. value
6: else if sum[MSB]&(∼(&sum[MSB−1 :n +Q−1])) then
7: sum←−(2n−1) ▷ Set to min neg. value
8: else
9: sum← round(sum)
10: end if
Normalize
11: result←(sum≫Q)[n − 1 : 0]
12: end procedure
4.3 Floating Point EMAC
The floating point EMAC is parameterized by we , the number of
exponent bits, andwf , the number of fractional bits. As all inputs
and intermediate values in Deep Positron are real-valued, we do
not consider “Not a Number” (NaN) or “± Infinity” in this imple-
mentation. Fig. 3 shows the floating point EMAC block diagram
with labeled bit-widths of signals. A leading-zeros-detector (LZD)
is used in converting from fixed-point back to floating point. The
EMAC functionality is expressed in Algorithm 2, and the relevant
characteristics of the floating point format are computed as follows.
bias = 2we−1 − 1
expmax = 2we − 2
max = 2expmax−bias × (2 − 2−wf )
min = 21−bias × 2−wf
Algorithm 2 Floating point EMAC operation.
1: procedure FloatEMAC(swgt,mwgt,ewgt,sact,mact,eact)
Subnormal Detection
2: zerowgt← |ewgt
3: zeroact← |eact
4: mswgt←∼zerowgt&mwgt ▷ Add hidden bit to mantissa
5: msact←∼zeroact&mact ▷ Add hidden bit to mantissa
Multiplication
6: sp← swgt ⊕ sact
7: mp← mswgt × msact
8: ep← ewgt + eact + zerowgt + zeroact + 1
Conversion to Fixed-Point
9: mfx← sp ? −mp : mp
10: mfx← mfx ≪ (ep − 3) ▷ Min exponent is 3
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Accumulate
11: sum← mfx + sum
Convert Back to Floating Point1
12: sr← sum[MSB]
13: mag← sr ? −sum : sum
14: ovf←∼|sum[MSB : expmax −3]
15: zc← LZD(mag)
16: mr,guard,sticky← mag[MSB−zc : MSB−zc−wf −2]
17: er← expmax −zc ▷ Zeros count is the biased exponent
18: lsb← mr[0]
19: rc← guard & (lsb|sticky) ▷ Round check
20: mr← mr + rc
21: result← {sr,er,mr}
22: end procedure
4.4 Posit EMAC
The posit EMAC, shown in Fig. 4, is parameterized by n, the bit-
width, and es , the number of exponential bits. In this implemen-
tation, we do not consider “Not a Real” as all DNN parameters
and data are real-valued and posits do not overflow to infinity. Al-
gorithm 3 describes the data extraction process for each EMAC
input, which is more involved per the dynamic length regime. The
EMAC employs this process as outlined by Algorithm 4. The rel-
evant attributes of a given posit format are calculated using the
following,
useed = 22
es
max = useedn−2
min = useed−n+2
1Note that during the conversion back to floating point overflow handling is omitted
for simplicity.
Algorithm 3 Posit data extraction of n-bit input with es exponent
bits
1: procedure Decode(in) ▷ Data extraction of in
2: nzero← |in ▷ ‘1’ if in is nonzero
3: sign← in[n−1] ▷ Extract sign
4: twos←({n−1{sign}} ⊕ in[n−2 : 0])+ sign ▷ 2’s Comp.
5: rc← twos[n−2] ▷ Regime check
6: inv← {n−1{rc}} ⊕ twos ▷ Invert 2’s
7: zc← LZD(inv) ▷ Count leading zeros
8: tmp← twos[n−4 : 0] ≪ (zc− 1) ▷ Shift out regime
9: frac← {nzero,tmp[n−es−4 : 0]} ▷ Extract fraction
10: exp← tmp[n−4 :n−es−3] ▷ Extract exponent
11: reg← rc ? zc−1 : −zc ▷ Select regime
12: return sign, reg, exp, frac
13: end procedure
where useed can be thought of as the scale factor base, as shown in
(1).
Algorithm 4 Posit EMAC operation for n-bit inputs each with es
exponent bits
1: procedure PositEMAC(weight,activation)
2: signw,regw,expw,fracw←Decode(weight)
3: signa,rega,expa,fraca←Decode(activation)
4: sfw← {regw,expw} ▷ Gather scale factors
5: sfa← {rega,expa}
Multiplication
6: signmult← signw ⊕ signa
7: fracmult← fracw × fraca
8: ovfmult← fracmult[MSB] ▷ Adjust for overflow
9: normfracmult← fracmult ≫ ovfmult
10: sfmult← sfw + sfa + ovfmult
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Accumulation
11: fracsmult← signmult ? −fracmult : fracmult
12: sfbiased← sfmult +bias ▷ Bias the scale factor
13: fracsfixed← fracsmult ≪ sfbiased ▷ Shift to fixed
14: sumquire← fracsfixed + sumquire ▷ Accumulate
Fraction & SF Extraction
15: signquire← sumquire[MSB]
16: magquire← signquire ? −sumquire : sumquire
17: zc← LZD(magquire)
18: fracquire← magquire[2×(n−2−es)−1+zc : zc]
19: sfquire← zc−bias
Convergent Rounding & Encoding
20: nzero← |fracquire
21: signsf← sfquire[MSB]
22: exp← sfquire[es−1 : 0] ▷ Unpack scale factor
23: regtmp← sfquire[MSB−1 : es]
24: reg← signsf ? −regtmp : regtmp
25: ovfreg← reg[MSB] ▷ Check for overflow
26: regf← ovfreg ? {{⌈log2(n)⌉−2{1}}),0} : reg
27: expf←(ovfreg |∼nzero|(&regf)) ? {es{0}} : exp
28: tmp1← {nzero,0,expf,fracquire[MSB−1 : 0], {n−1{0}}}
29: tmp2← {0,nzero,expf,fracquire[MSB−1 : 0], {n−1{0}}}
30: ovfregf←&regf
31: if ovfregf then
32: shiftneg← regf − 2
33: shiftpos← regf − 1
34: else
35: shiftneg← regf − 1
36: shiftpos← regf
37: end if
38: tmp← signsf ? tmp2≫ shiftneg : tmp1≫ shiftpos
39: lsb,guard← tmp[MSB−(n−2) : MSB−(n−1)]
40: round←∼(ovfreg |ovfregf) ?
( guard & (lsb | (|tmp[MSB−n : 0])) ) : 0
41: resulttmp← tmp[MSB : MSB−n+1]+round
42: result← signquire ? −resulttmp : resulttmp
43: return result
44: end procedure
5 EXPERIMENTAL RESULTS
In all experiments, we synthesize the EMACs onto a Virtex-7 FPGA
(xc7vx485t-2ffg1761c) using Vivado 2017.2. and expand upon the
results from [2]. With regard to energy and latency, the posit EMAC
is competitive with the floating point EMAC. While using more
resources for the same bit-precision, posits offer a wider dynamic
range at fewer bits while maintaining a faster maximum operational
frequency. Moreover, the energy-delay-product of the floating point
and posit EMACs are comparable. The fixed-point EMAC, obviously,
is uncontested with its resource utilization and latency; its lack of an
exponential parameter results in a far more slender accumulation
register. However, fixed-point offers poor dynamic range compared
with the other formats at the same bit-precision.
The quantization error of a tensor X is computed as the mean-
squared-error as shown in (3).
MSE(X ,Xquant ) = 1
n
n∑
i
(
X − Xquant
)2 (3)
Fig. 5 shows a layer-wise heatmap of quantization error between
formats for the MNIST and Fashion MNIST classification tasks. It
is clear that posits suffer the least consequences from quantization,
which is especially noticeable at ≤5-bit precision.
We evaluate the inference accuracy of several feedforward three-
or four-layer neural networks, instantiated on the Deep Positron
accelerator, on five datasets. The baseline results are taken from
networks trained and evaluated using standard IEEE-754 floating
point at 32-bit precision. The inputs and weights of the trained
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Figure 5: Layer-wise2 quantization error (MSE) heatmaps compare the fitness of [5, 8]-bit numerical formats with best perfor-
mance of sweeping es, we and Q parameters for representing 32-bit floating point DNN parameters. The last column of each
heatmap indicates the average quantization error among all parameters in a DNN. (a) MSEposit −MSEf ixed for theMNIST task;
(b) MSEposit −MSEf loat for the MNIST task; (c) MSEposit −MSEf ixed for the Fashion MNIST task; (d) MSEposit −MSEf loat for
the Fashion MNIST task.
networks are quantized from the 32-bit floating point format to the
desired numerical format (either [5, 8]-bit posit, [5, 8]-bit floating
point, or [5, 8]-bit fixed-point) via round-to-nearest with ties to even.
The best performance is selected among [5, 8]-bit formats with a
sweep of the es ,we , and Q parameters for the posit, floating point,
and fixed-point formats, respectively. Across all tasks, posit either
outperforms or matches the performance of fixed-point and floating
Table 1: Deep Positron inference accuracy (Acc.) on the five
low-dimensional datasets with 8-bit EMACs. The best re-
sults arise when posit has es ∈ {0, 1, 2}, floating point has
we ∈ {3, 4}, and fixed-point has Q ∈ {4, 5}.
Floating Fixed- 32-bitPosit
Point Point FloatDataset InferenceSize
Acc. (es) Acc. (we ) Acc. (Q) Acc.
WI Breast Cancer [30] 190 85.9% (2) 77.4% (4) 57.8% (5) 90.1%
Iris [9] 50 98.0% (1) 96.0% (3) 92.0% (4) 98.0%
Mushroom [27] 2,708 96.4% (1) 96.4% (4) 95.9% (5) 96.8%
MNIST [22] 10,000 98.5% (1) 98.4% (4) 98.3% (5) 98.5%
Fashion MNIST [33] 10,000 89.6% (1) 89.6% (4) 89.2% (4) 89.5%
2 The term “dense” is synonymous with a fully-connected feedforward layer in a DNN.
point, as shown in Table 1. In some cases, an 8-bit posit matches the
performance of the 32-bit floating point baseline. An interesting
result is that both posit and floating point at 8-bit precision improve
upon the baseline performance for the Fashion MNIST task.
We compare energy, delay, and the energy-delay-product against
the average Deep Positron performance across all formats with [5, 8]
bit-precision. Figs. 6 and 7 depict the average accuracy degradation
across the five classification tasks against these metrics for each
bit-width. Posit consistently outperforms at a slight cost in power.
Fixed-point maintains the lowest delay across all bit-widths, as
expected, but offers the worst performance. While the floating
point EMAC generally uses less power than the posit EMAC, the
posit EMAC enjoys lower latencies across all bit-widths whilst
maintaining lower accuracy degradation.
5.1 Exploiting the Posit es Parameter
Experimental results in this paper are evaluated by exploiting the
performance of posit numerical formats with es ∈ {0, 1, 2} across
five data sets. As is shown in Fig. 6, the energy-delay-product of the
posit EMAC is dependent upon the es parameter. For instance, the
energy-delay-product of the posit EMAC with es = 0, on average,
is 3× and 1.4× less than the energy-delay-product of the posit
EMAC with es = 2 and es = 1, respectively. On the other hand,
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Figure 6: The average accuracy degradation from 32-bit floating point across the five classification tasks vs. the energy-delay-
product of the respective EMAC. A star (⋆) denotes the lowest accuracy degradation for a numerical format and bit-width.
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Figure 7: The average accuracy degradation from 32-bit floating point across the five classification tasks vs. the delay (left) and
the dynamic power (right) of the respective EMAC. A star (⋆) denotes the lowest accuracy degradation for a numerical format
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Table 2: Comparison of posit arithmetic hardware implementations.
Design [17] [3] [25] [4] [23] [18] This Work
Device Virtex-6 FPGA/ASIC Zynq-7000 SoC/ASIC
Stratix V GX Virtex7 VX690 & Ultrascale
Artix-7 FPGA ASIC
Virtex-7 (xc7vx485t-2ffg1761c)
5SGXA7 FPGA Plus VU3P FPGAs FPGA
Task - FIR Filter - - - Image Classification Image Classification
Dataset - - - - - ImageNet
WI Breast Cancer, Iris, Mush-
room, MNIST, Fashion MNIST
Bit-precision All All All 32 All All, emphasized on 8 All, emphasized on [5, 8]
Operations Mul,Add/Sub Mul,Add/Sub Mul,Add/Sub Quire Quire Quire Quire
Programming Language Verilog Verilog C++ /OpenCL Verilog C# OpenCl VHDL
Technology Node 40 nm / 90 nm 28 nm / 90 nm 28 nm 28 nm / 20 nm 28 nm 28 nm 28 nm
the average performance of DNN inference with es = 1 for the
posit EMAC among the five datasets and [5, 7] bit-precision is 2%
and 4% percent better than with es = 2 and es = 0, respectively.
Thus, Deep Positron equipped with the posit (es = 1) EMAC has
a better trade-off between energy-delay-product and accuracy for
[5, 7] bits. For 8-bit, the results suggest that es = 1 is a better fit for
energy-efficient applications and es = 2 for accuracy-dependent
applications.
5.2 Comparison with Other Posit Hardware
Implementations
A summary of previous studies which design posit arithmetic hard-
ware is shown in Table 2. Several groups implement posit basic
arithmetic algorithms, such as addition, subtraction, multiplication,
and exact-dot-product (Quire) on FPGA for various applications
[3, 4, 16–18, 23, 25]. Kumar et al. provided a hardware generator for
posit addition, subtraction, and multiplication and showed reduced
latency and area consumption of 32-bit posit addition with es = 3
over IEEE-754 floating point addition [16, 17]. However, the com-
parison is between two different FPGA platforms which diminishes
the merit of this comparison. They also ignore several characteristic
demands for posit arithmetic, such as round-to-nearest with ties to
even or unbiased rounding. To better realize the advantages of posit
arithmetic over IEEE-754 floating point with complete posit arith-
metic features, Chaurasiya et al. proposed a parameterized posit
arithmetic hardware generator [3]. They emphasized that resource
utilization and energy of the posit arithmetic unit is comparable
with IEEE-754 float when the same number of bits are considered
for both formats. However, the area consumption of the posit hard-
ware is less than IEEE-745 float at similar precision and dynamic
range. To simplify and expedite hardware design, as well as improve
the usability of posits on heterogeneous platforms, researchers in
[23] and [25] use high-level languages, such as C# and OpenCL, to
generate posit arithmetic hardware for FPGAs.
Most of the previous works do not support the exact-dot-product
operation and do not design specialized posit arithmetic for deep
learning applications as we presented in this paper. In [2], a pa-
rameterized FPGA-mounted DNN accelerator is constructed which
employs exact-dot-product algorithms for the posit, fixed-point, and
floating point formats. The paper shows strong preliminary results
that posits are a natural fit for low-precision inference. Proceeding
this work, J. Johnson proposed an exact log-linear multiply-add
arithmetic algorithm for deep learning applications using a posit
multiplier in the log domain and a Kulisch adder [18]. The results
indicate better performance of 8-bit posit multiply-add over 8-bit
fixed-point multiply-add with similar accuracy for the ResNet-50
neural network and ImageNet dataset. However, the paper tar-
gets an ASIC platform and convolutional neural network at 8-bit
precision whereas we study an FPGA implementation and fully-
connected neural network at [5, 8] bit-precision.
6 CONCLUSIONS
We demonstrate that the recent posit numerical system has a high
affinity for deep neural network inference at ≤8-bit precision. The
proposed posit hardware is shown to be competitive with the float-
ing point counterpart in terms of resource utilization and energy-
delay-product. Moreover, the posit EMAC offers a superior maxi-
mum operating frequency over that of floating point. With regard to
performance degradation, direct quantization to ultra-low precision
favors posits heavily, surpassing fixed-point vastly. Moreover, the
performance of floating point is either matched or surpassed consis-
tently by posits across multiple datasets. The success of prospective
new classes of learning algorithms will be coordinately contingent
on the underlying hardware.
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